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Abstract
The forming process, which corresponds to the activation of the switching filament in Resistive Random Access Memory (RRAM)
arrays, has a strong impact on the cells’ performances. In this paper we characterize and compare different pulse forming techniques
in terms of forming time, yield and cell-to-cell variability on 4 kbits RRAM arrays. Moreover, post-forming modeling during Reset
operation of correctly working and over formed cells has been performed. An incremental form and verify technique, based on
a sequence of trapezoidal waveforms with increasing voltages followed by a verify operation that terminates when the expected
switching behavior has been achieved, showed the best results. This procedure narrows the post-forming current distribution
whereas reducing the reset switching voltage and the operative current. These advantages materialize in a better control of the
cell-to-cell variability and in an overall time and energy saving at the system level.
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1. Introduction
Resistive Random Access Memories (RRAM) gathered in-
creasing interest in the last few years [1]. However, an inten-
sive research activity is still to be performed on this innovative
technology in order to increase RRAM reliability and perfor-
mance. After the concept validation on single cells [2, 3, 4],
the characterization of array structures is mandatory to bring
such technology to a maturity level [5]. RRAM behavior is
based on the possibility of electrically modifying the conduc-
tance of a Metal-Insulator-Metal (MIM) stack: the Set opera-
tion moves the cell in a low resistive state (LRS), whereas Reset
brings the cell back to a high resistive state (HRS). To activate
such a switching behavior, some technologies require a prelim-
inary forming operation [6, 7, 8, 9]. Even if forming process is
performed just once, this initial state plays a fundamental role
in determining the subsequent array and system performance
[10]. The effectiveness of the forming process depends on its
ability in creating homogeneous conductive conditions among
the cells thus easing successive Set/Reset operations. Standard
forming is performed by applying either a voltage ramp or a
voltage/current pulse to each cell individually [7]. The former
method has a major drawback due to the filament conductance
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Figure 1: Schematic of the 4 kbits arrays characterized in this work and struc-
ture of a RRAM cell.
control being not tight enough. This results in larger cell-to-cell
variability and larger disturb sensitivity [7, 11].
As an alternative, forming process can be performed through
a sequence of pulses featuring the same voltage. While the
forming time can be minimized using a single pulse with high
compliance and voltage parameters, the forming yield is lim-
ited since the applied energy is not sufficient to complete the
forming process in all cells [5]. Several pulse-based forming
alternatives have been proposed to increase the applied energy
and therefore the yield by using long pulses or sequences of
short pulses at constant voltage [7].
In this paper different pulse-based forming techniques are
compared in terms of forming time, yield and cell-to-cell vari-
ability on 4 kbits RRAM arrays. Considering the peculiarity
of each cell in terms of the switching behavior activation, it is
shown that a tight control of the forming process allows taking
profit on a long term basis during the successive Set/Reset oper-
ations [12, 13]. Among all the investigated techniques, the best
results have been obtained through a form and verify procedure,
already proposed for Set/Reset operation [12], although form-
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ing performance of such technique have not been evaluated yet.
Such method, hereafter referred to as Incremental Form and
Verify (IFV) leverages on the application, to any single cell, of
a sequence of trapezoidal waveforms with increasing maximum
voltages, each step being followed by a current read operation
that monitor the cell resistance. When a cell reaches a prede-
fined read current value after the pulse application the proce-
dure is interrupted, so that all cells are brought into a compara-
ble electrical condition. In fact, even if the cell requires longer
forming time, IFV offers a superior advantage by significantly
reducing the cumulative number of Set/Reset pulses during cy-
cling and, consequently, the overall power consumption of the
memory peripheral circuitry. After-forming modeling of Re-
set I-V operations has been performed through Quantum-Point
Contact (QPC) model [14], showing that if a too high conduc-
tance is reached during forming the filament became hard to
disrupt in the successive Reset operation, resulting in faulty be-
havior [11, 15]. Moreover, it is shown that thanks to the ver-
ify procedure implemented during forming such faulty behavior
can be avoided.
2. Memory architecture
The architecture of the 4 kbits arrays and the structure of
RRAM cell characterized in this work are depicted in Fig.1.
The memory cells consist in a select NMOS transistor manu-
factured in 0.25 µm BiCMOS technology, which also sets the
current compliance, whose drain is in series to a variable re-
sistor (i.e., the resistive switching element) connected to the
bitlines. The variable resistor is a MIM stack constituted by:
150 nm TiN top and bottom electrode layers deposited by mag-
netron sputtering, a 10 nm metallic Ti layer acting as oxygen
exchange layer, and a 9 nm HfO2 AVD-deposited layer [5]. The
resistor area is equal to 1 µm2.
3. Experimental setup
Tab. 1 summarizes the Forming, Set, Reset and Read param-
eters used in this work. Three different forming schemes have
been characterized:
a) Single pulse, denoted as Pulse in Fig. 2(a): VBL = 3.5 V,
VWL = 1.4 V, with pulse duration Tpulse = 10 µs and a finite
trise = t f all = 1µs to avoid overshoot effects [16].
b) Incremental Form, denoted as IF in Fig. 2(b): the bitline
voltage VBL was increased with a sequence of increasing volt-
age pulses from 2 to 3.5 V with ∆VBL equal to 0.1 V, a wordline
voltage VWL of 1.4 V and Tpulse = 10 µs, trise = t f all = 1µs.
c) Incremental Form and Verify (IFV), Fig. 2(c): pulses were
applied with increasing VBL from 2 V up to 3.5 V with two dif-
ferent ∆VBL equal to 0.1 V and 0.01 V, respectively, VWL = 1.4
V and Tpulse = 10 µs, trise = t f all = 1µs. After each forming
pulse the cell read current Iread was measured: if Iread > 19
µA the forming process was interrupted and the cell marked as
formed. Fig. 3 shows the distributions of the IFV forming volt-
ages, confirming that the specific voltage conditions triggering
the forming behavior are quite different for each cell within the
array.
Table 1: Summary of Forming, Set, Reset and Read parameters.
Operation VBL VS L VWL Tpulse
[V] [V] [V] [µs]
Pulse Form 3.5 0 1.4 10
IF Form (∆VBL = 0.1 V) 2-3.5 0 1.4 10
IFV Form (∆VBL = 0.1 V) 2-3.5 0 1.4 10
IFV Form (∆VBL = 0.01 V) 2-3.5 0 1.4 10
Set (∆VBL = 0.1 V) 1.5-3.5 0 1.4 10
Reset (∆VS L = 0.1 V) 0 1.5-3.5 2.8 10
Read 0.2 0 1.4 10
(a)
(b)
(c)
Figure 2: Pulse (a), IF (b) and IFV (c) schemes.
All the forming schemes considered in this paper base on
pulse widths of 10 µs. This is mainly due by two factors: per-
formance/variability concerns, and technological limitations of
the integrated array. Concerning the former factor, the authors
have tried different pulse widths for IFV forming scheme using
∆VBL = 0.01V: 100 ns, 1 µs, and 10 µs. As shown in Fig. 4,
the lower is the pulse width, the lower is the energy supplied
to the cell for the forming operation, leading to poor forming
yield and large inter-cell variability [17]. The trend of the re-
sults reported here applies also for IFV with larger∆VBL and for
IF, and Pulse scheme. From the technology viewpoint, it must
be reminded that the developed 4kbits arrays feature a periph-
eral circuitry that drives and routes all the signals on the mem-
ory cells through large multiplexers and selectors that, along
with the process-induced variability, limits the duration of pulse
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Figure 3: Distributions of the forming voltages during IFV for the ∆VBL = 0.01
V and ∆VBL = 0.1 V cases.
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Figure 4: Cumulative Iread distributions after IFV with ∆VBL = 0.01 V and
different pulse widths.
width on a narrow range of values. However, the results shown
in this paper and the experimental methodology, especially con-
cerning the IFV scheme, apply without lack of generality to any
optimized RRAM technologies, where shorter pulse widths can
be adopted.
The cell current Iread was measured by applying VBL = 0.2 V,
VWL = 1.4 V and a read time Tread = 10 µs, trise = t f all = 1µs.
The Set/Reset operations were performed by using an Incre-
mental Step Pulse algorithm [18, 19], by increasing VBL from
1.5 V up to 3.5 V with ∆VBL = 0.1 V, VWL = 1.4 V and Tpulse
= 10 µs, trise = t f all = 1µs during Set and by increasing the
sourceline voltage VS L from 1.5 V up to 3.5 V with ∆VS L =
0.1 V, VWL = 2.8 V and Tpulse = 10 µs, trise = t f all = 1µs dur-
ing Reset. Forming, Set, Reset and Read pulse operations are
performed by applying the VS L, VBL and VWL cell-by-cell, se-
quentially.
4. Forming Results
Cell forming time and yield obtained with each method are
reported in Tab. 2. Forming yield is calculated as the cell per-
centage that shows a read verify current after forming Iread >19
Table 2: Forming Methods Timings and Yield.
Time [µs] Time[µs] Yield [ %]
average worst case
Pulse 12 12 54
IF (∆VBL = 0.1 V) 180 180 77
IFV (∆VBL = 0.1 V) 216 360 87
IFV (∆VBL = 0.01 V) 1584 3600 99
Table 3: Array average read currents and Inter-cell variability [17] after forming
with different thresholds.
Forming Array average Array inter-cell
Threshold [µA] Iread [µA] variability [µA]
19 20.58 1.26
20 20.88 1.77
µA, ensuring the creation of a conductive filament. The choice
of 19 µA both as a read current threshold criterion to assess
and claim the actual creation of a conductive filament during
forming, and as a forming yield criterion is ascribed to stabil-
ity and variability concerns that have been taken into account
from previous results shown in literature [17, 20]. Concerning
the stability, it is important to ensure that the creation process
of the conductive filament in the HfO2 will be utmost homo-
geneous, and that the so formed filament would be easily dis-
rupted in consecutive RESET operations. As demonstrated in
[20], if it is not adopted a sufficiently high read current thresh-
old, large oscillations during forming and unstable SET/RESET
behavior may appear during the memory cell lifetime. In order
to account for the intrinsic variability of the RRAM technology
exploited in this work, it must be ensured also that the average
Iread calculated on the entire array is in the range between 18 µA
and 24 µA. Forming with read current threshold lower than 18
µA generally produces unstable memory cells that will fail after
few SET/RESET cycles [20], whereas forming with a threshold
current higher than 20 µA usually display larger array inter-cell
variability, as indicated in the values provided in Table 3. IFV
average and worst case time (i.e. requiring the highest number
of pulses) are reported since IFV forming time is different from
cell to cell. Even if Pulse forming is shown to be the fastest,
the very low yield result confirms that the energy provided by
this forming technique is insufficient for most of the memory
cells in the array. For this reason this forming scheme will be
no further considered in this paper. The highest forming yield
is obtained using ∆VBL = 0.01 V (about 99%), therefore only
this IFV variant will be considered further on.
Fig. 5 shows Iread distributions of correctly formed cells (i.e.
reaching the 19 µA target) for all the schemes considered in this
work. As it can be observed, the distributions related to the IFV
scheme exhibit a lower dispersion of the current values, thus
resulting in a better control of the cell-to-cell variability.
5. After-forming Set/Reset
LRS and HRS read current cumulative distributions mea-
sured after the first Set and Reset operations are reported in
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Figure 5: Cumulative Iread distributions of correctly formed cells after Pulse
(54%), IF (77%), IFV with ∆VBL = 0.1 V (87%) and IFV with ∆VBL = 0.01 V
(99%) forming operations.
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Figure 6: IF and IFV cumulative IHRS and ILRS distributions measured at en-
durance cycle 1.
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Figure 7: Cumulative distribution of the reset switching voltages (a) and overall
Energy required to perform Reset operation (b) at Set/Reset cycle 1 for IF and
IFV (∆VBL = 0.01 V) forming schemes.
Fig. 6. It can be observed that Reset failed on some IF formed
cells (denoted as Hard to disrupt) showing read current values
above the HRS threshold fixed to Iread =10 µA, whereas Reset
operation has been correctly performed on all IFV formed cells.
Experimental results show that the IFV technique exhibits
a lower Reset switching voltage and a reduced operation cur-
rent: Fig. 7 (a) show the cumulative distribution of the reset
switching voltages measured on fresh devices for IF and IFV
(∆VBL = 0.01 V) forming schemes. The advantages are as-
cribed to a higher filament geometry control devised by the IFV
scheme. Fig. 7 (b) shows the cumulative distribution of the en-
ergy required to perform Reset operations. The overall energy
required to disrupt the conductive filament has been calculated
as:
E =
n∑
i=1
Vpulse,i ∗ Ipulse,i ∗ Tpulse + Vread ∗ Iread,i ∗ Tread (1)
Where n is the number of reset pulses applied during incre-
mental pulse operation, Vpulse,i is the pulse voltage applied at
step i, Ipulse,i is the current flowing through RRAM cell during
pulse i application, Tpulse = 10µs is the pulse length, Vread =0.2
V is the read voltage applied during verify operation, Iread,i is
the current read during read verify step i, and Tread = 10µs is
the verify pulse length.
According to these results, the IFV advantages after form-
ing are clear. As a matter of fact, as demonstrated in Fig. 3,
each cell is formed with its proper filament geometry in or-
der to achieve the 19 µA current, thus allowing to counteract
the intrinsic technological variability that would be impossible
without a verify procedure.
6. Post-Forming modeling
Reset I-V characteristics have been measured after-forming
to analyze the conductive filament properties through QPC
model [3, 14, 21]. Two different behaviors can be observed
for correctly working cells (a) and hard to disrupt cells (b), re-
ported in Fig. 8. The differences in the HRS current values
can be ascribed to the differences in the filament size [4]. The
black dashed line shows the limit I = G0V with G0 = 2e2/h the
quantum conductance unit corresponding to the creation of a
single mode nanowire, where e is the electron charge and h the
Planck’s constant. Within this framework, I = G0V sets a limit:
in case of I > G0V more than a single conductive filament or
a single filament with more than one mode must be taken into
account: this means that on hard to disrupt cell a residual part
of the conductive filament is still present after Reset operation
since High Resistive State (HRS) curve measured is over the
limit. HRS I-V curves fitting has been performed through QPC
(lines). HRS current is calculated according to the expression:
I =
2e
h G/G0
(
eV +
1
α
Ln
[ 1 + eα(Φ−βeV)
1 + eα[Φ+(1−β)eV]
])
(2)
where Φ is the barrier height (bottom of the first quantized
level), α = tBpi2h−1
√
2m∗/Φ is a parameter related to the in-
verse of the potential barrier curvature (assuming a parabolic
longitudinal potential), m∗ = 0.44m0 is the effective electron
mass and tB is the barrier thickness at the equilibrium Fermi
energy. β takes into account how the potential drops at the two
ends of the filament: since the constriction is highly asymmetric
β=1 has been used (almost all the applied voltage drops close
to the Ti layer). G/G0 is a conductance parameter equivalent to
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Figure 8: Reset I-V characteristics measured after forming and HRS fitting
through eq.(2) on correctly working cells (a) and hard to disrupt cells (b).
Figure 9: Schematic showing the conductive filament shape after reset (HRS)
for correctly working and hard to disrupt cells.
the number of filaments at very low voltages: in a very approx-
imate way, a single highly conductive filament can be viewed
as a parallel combination of elementary nanowires [22].
The conductive filament obtained after Reset on correctly
working cells and hard to disrupt cells is depicted in Fig. 9:
in case of good reset the presence of a potential barrier is as-
sumed on HRS state, hence the average barrier length d and the
radius of the constriction r have been calculated according to
[14]. On the contrary, assuming the absence of a potential bar-
rier on hard to disrupt cells, the normalized conductance of the
filament G/G0 has been calculated using large negative values
for Φ in the above expression, since in such condition the bar-
rier plays no role (neither β nor α affect the results) and a large
negative barrier is a trick to eliminate the barrier effect.
Fig. 10 shows the HRS curves obtained after Reset I-V op-
eration on IF (a) and IFV (b) formed cells. It can be observed
that IF show higher conductance values than IFV: only 39% of
IF formed cells showed HRS curves below I = G0V whereas
65% of IFV formed cells showed HRS curves below the limit.
Even if such hard to disrupt cells percentages are very high,
incremental step Reset algorithm allowed obtaining a strong re-
duction on both IF (around 9%) and IFV cells (0%), as shown
in Fig. 6. I = 2 ∗G0V and I = 0.8 ∗G0V are reported as upper
and lower limit, respectively.
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Figure 10: HRS curves obtained after Reset I-V operation on IF (a) and IFV
with ∆VBL = 0.01 V (b) formed cells.
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Figure 11: Cumulative distribution of α and Φ fitting parameters used on cor-
rectly working cells.
6.1. Good Reset fitting
In case of correct Reset operation (i.e. HRS curve below I =
G0V) fitting has been performed assuming G/G0 = 1 and the
presence of a potential barrier. The cumulative distributions of
α and Φ fitting parameters used on correctly working cells are
reported in Fig. 11. The cumulative distributions of calculated
barrier length d and radius r of the constriction for correctly
working cells are reported in Fig. 12: IFV cells show smaller
r. These values are sensitive to the effective mass, which is
unknown with certainty, so that they should be considered for
comparative purposes only. The barrier in HRS is very low for
both forming methods so it only affects the low voltage part of
the I-V curve, after that a linear behavior can be observed.
6.2. Hard to disrupt fitting
In case of hard to disrupt cells fitting has been performed
assuming large negative Φ values, α fixed to 1 (even if α and
Φ play no role in such condition) and G/G0 ≥ 1 due to the
presence of the residual filament. Fig. 13 shows the cumula-
tive distribution of G/G0 conductance values fitting parameters
used on hard to disrupt cells: it can be observed that IF hard to
disrupt cells resulted in higher conductance values.
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Figure 12: Cumulative distribution of calculated barrier length d (a) and radius
of the filament constriction r (b) on correctly working cells.
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Figure 13: Cumulative distribution of G/G0 fitting parameters used on hard to
disrupt cells.
7. Endurance analysis
To quantify the advantages obtained through IFV forming
during lifetime, 2k endurance cycles have been executed. Fig.
14 plots the IF and IFV average and minimum read windows,
calculated as in [23], as a function of the Set/Reset cycles. The
advantages of the IFV scheme are even appreciable during cy-
cling: as far as the average criterion is considered, the average
read window gain during cycling of the IFV scheme on the IF
method sets around 7%, representing a marginal yet non neg-
ligible advantage. When the minimum criterion is considered,
the average read window gain during cycling increases up to
37%. This represents once again a plus for the IFV scheme
since it demonstrates its enhanced ability in Set/Reset tail bits
(i.e., cells harder to be switched) reduction [24]. The read win-
dow closure due to endurance degradation [25] could be at-
tributed to the impact of impurities in the metal-organic AVD
precursor, in particular to carbon [26].
The ultimate advantage of the IFV is shown in Fig. 15, which
exhibits the cumulative number of Set/Reset pulses applied to
the entire memory array during the 2k cycles experiment as a
function of the cycle number for the IF technique and the rela-
tive saving that can be obtained with IFV. The saving in terms
of the total number of Set/Reset pulses during cycling is mainly
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Figure 14: Average and minimum read windows as a function of the Set/Reset
cycle number for IF and IFV (∆VBL = 0.01 V) forming schemes.
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cumulative pulse number saving for the IFV (∆VBL = 0.01 V) forming scheme
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due to a lower Reset switching voltage required by cells formed
with IFV.
All the described advantages translate, both during the design
stage of larger arrays such as [27, 28] and at a system level,
in shorter switching/operating times, less operative energy for
the Reset operation, and in lower power consumption for the
circuitry driving either the bitlines or the sourcelines.
Experimental results show that even after 2k cycles IFV tech-
nique exhibits a lower Reset switching voltage and a reduced
operation current: Fig. 16 (a) show the cumulative distribution
of the reset switching voltages for IF and IFV (∆VBL = 0.01 V)
forming schemes.
Fig. 16 (b) shows the cumulative density function of the en-
ergy required to perform Reset operations: while the advan-
tages after forming are clear, the energy gap is reduced during
cycling because of device degradation.
Fig. 17 shows the difference between IF and IFV average
energy (a) and time (b) required to perform Set and Reset oper-
ations during cycling, calculated as
∆EReset/S et = EIF,Reset/S et − EIFV,Reset/S et (3)
∆TReset/S et = TIF,Reset/S et − TIFV,Reset/S et (4)
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Figure 16: Cumulative distribution of the reset switching voltages (a) and over-
all Energy required to perform Reset operation (b) at Set/Reset cycle 2k for IF
and IFV (∆VBL = 0.01 V) forming schemes.
1 10 100 1k2k
SET/RESET Cycles
2
1
0
1
2
3
4
5
6
7
8
9
10
En
er
gy
 [n
J]
∆ERESET
∆ESET
(a)
1 10 100 1k2k
SET/RESET Cycles
-10
0
10
20
30
40
50
60
70
80
90
100
Ti
m
e 
[µ
s]
∆TRESET
∆TSET
(b)
Figure 17: Average difference between IF and IFV (∆VBL = 0.01 V) Energy (a)
and Time (b) required to perform Set and Reset operations as a function of the
Set/Reset cycle number.
Set energy has been calculated as previously reported in (1)
for Reset operation. Reset operation requires a higher number
of pulses compared to Set, resulting in higher energy and time
constraints. Even if IFV Set energy and time requirements are
shown to be slightly higher, the advantages in terms of Reset
energy and timing are clear until 2k cycles. After that, the de-
vice degradation reduces IFV advantages.
It is worth mentioning that the main drawback of the IFV
forming technique could lie on the longer forming times for
cells requiring high forming voltages compared to the IF
scheme, mainly because of the verify operation between the
forming steps. However, it must be pointed out that this op-
eration is performed just once, therefore its latency increase is
favourably traded with the time saved during the subsequent
Set/Reset operations.
8. Conclusions
Different pulse forming techniques have been applied to form
RRAM arrays and compared in terms of forming time, yield
and cell-to-cell variability. After-forming modeling of correctly
working and hard to disrupt cells has been performed through
QPC, showing that thanks to a tight control during forming the
creation of hard to disrupt filaments is avoided. A form and
verify technique, consisting in a sequence of trapezoidal wave-
forms with increasing voltages terminated when the expected
switching behavior is achieved, showed the best results thanks
to a tight control of the conductive filament creation. Its ad-
vantages in terms of the post-forming switching conditions ho-
mogenization, read window gain, operative current, cumulative
number of pulses, energy and time required for switching dur-
ing cycling have been demonstrated.
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